Automatic synthesizable VHLD code generation from neural networks models using Matlab

The purpose of this work was to implement automatic synthesizable VHLD code generation from neural networks models algorithm in Matlab. We present generation algorithm usage and structure. VHDL models are generated with pipelined architecture, also there is hierarchical structure maintained in it. Example of generate model synthesis using Xilinx ISE 10.1 software result was presented.