DocumentCode :
3634260
Title :
The Case for a Balanced Decomposition Process
Author :
Jan Schmidt;Petr Fiser
Author_Institution :
Czech Tech. Univ. in Prague, Prague, Czech Republic
fYear :
2009
Firstpage :
601
Lastpage :
604
Abstract :
We present experiments with synthesis tools using examples which are currently believed to be very hard, namely the LEKU examples by Cong and Minkovich and parity examples of our construction. In both cases, we found a way to produce reasonable results with existing tools. We identify the abilities that are crucial for achieving such results, and also generalize them to avoid similar cases of poor performance in future tools.
Keywords :
"Circuit synthesis","Upper bound","Table lookup","Field programmable gate arrays","Size measurement","Digital systems","Design methodology","Circuit testing","Logic circuits","Combinational circuits"
Publisher :
ieee
Conference_Titel :
Digital System Design, Architectures, Methods and Tools, 2009. DSD ´09. 12th Euromicro Conference on
Print_ISBN :
978-0-7695-3782-5
Type :
conf
DOI :
10.1109/DSD.2009.156
Filename :
5350169
Link To Document :
بازگشت