DocumentCode :
3636576
Title :
On reducing energy-consumption by late-inserting instructions into the issue queue
Author :
E Morancho;José María Llabería;A Olivé
Author_Institution :
Comput. Archit. Dept., Univ. Politec. de Catalunya, Barcelona, Spain
fYear :
2007
Firstpage :
371
Lastpage :
374
Abstract :
In the presence of a long-latency instruction as a L2 miss, the issue queue (IQ) may fill with instructions dependent on the L2 miss; consequently, the IQ will not expose instruction-level parallelism until resolving the miss. In the scope of memory-latency tolerant processors, we propose delaying the insertion into the IQ of the instructions dependent on load instructions predicted to miss L2. These instructions will be stored in an instruction buffer instead of being inserted in the IQ. After resolving the L2 miss, the dependent instructions will be inserted into the IQ. Results show that the proposal reduces the total number of replays from 37% (integer benchs) to 61% (floating-point benchs), the average performance degradation is, at most, 2%, and the average overall-chip energy-consumption reduction is around 8% in FP benchs.
Keywords :
"Delay","Energy resolution","Degradation","Energy consumption","Parallel processing","Buffer storage","Proposals","Permission","Computer architecture","Out of order"
Publisher :
ieee
Conference_Titel :
Low Power Electronics and Design (ISLPED), 2007 ACM/IEEE International Symposium on
Type :
conf
DOI :
10.1145/1283780.1283861
Filename :
5514292
Link To Document :
بازگشت