Reducing electromagnetic disturbances in FPGA circuits by using multiphase clocks

The paper presents a simple method of reducing electromagnetic (EM) disturbances generated by a digital circuit. The method consists in using a multiphase clock to control the circuit, instead of a single clock. The method allows to reduce power of the emitted disturbances. The method can be easily applied in FPGA circuits. Experimental results are also presented.