On-line error detection for tuning dynamic frequency scaling

The possibility of using residue codes for implementing a dynamic frequency scaling scheme (DFS) in Digital System Processing architectures with adders and or multipliers in the critical path is explored. Adders and multipliers provide the basic functionality of arithmetic operations in a wide variety of Digital Signal Processing algorithms.