VHDL-AleC++ co-simulation

A powerful HDL (Hardware description language) can be considered as sufficient input tool only until the full problem is recognized. HDL-co-simulation is, in such cases, used as a better solution. In this report, logic simulation is considered in the presence of existing language/simulator environment and VHDL predeveloped libraries. Successful simulation results are presented.