• DocumentCode
    3668924
  • Title

    A study of data partitioning on OpenCL-based FPGAs

  • Author

    Zeke Wang;Bingsheng He;Wei Zhang

  • Author_Institution
    Nanyang Technological University, Singapore
  • fYear
    2015
  • Firstpage
    1
  • Lastpage
    8
  • Abstract
    A lot of research efforts have been devoted to accelerating relational database applications on FPGAs, due to their high energy efficiency and high throughput. Most of the existing studies are based on hardware description languages (HDLs). Recently, FPGA vendors have started to develop OpenCL SDKs for much better programmability. In this paper, we investigate the performance of relational database applications on OpenCL-based FPGAs. As a start, we study the performance of data partitioning, a core operation widely used in relational databases. Due to random memory accesses, data partitioning is time-consuming and can become a major bottleneck for database operators such as hash join. We start with the state-of-the-art OpenCL implementation which was originally designed for CPUs/GPUs, and find that it suffers from lock overheads and memory bandwidth overheads. To reduce lock overheads, we develop a simple yet efficient multi-kernel approach to leverage two emerging features of Altera OpenCL SDK, namely task kernel and channel. Moreover, on-chip buckets are employed to reduce the number of memory transactions. We further develop a cost model to guide the parameter configuration. We evaluate the proposed design on a recent Altera Stratix V FPGA. Our results demonstrate 1) our cost model can accurately predict the performance of data partitioning under different parameter settings; 2) our proposed multi-kernel approach can achieve 10.7X; speedup over the existing OpenCL implementation. Also, the experiments with three case studies show that the optimized implementations can achieve 4-12X performance improvement over the original implementations.
  • Keywords
    "Kernel","Indexes","Field programmable gate arrays","Radiation detectors","Throughput","System-on-chip","Partitioning algorithms"
  • Publisher
    ieee
  • Conference_Titel
    Field Programmable Logic and Applications (FPL), 2015 25th International Conference on
  • Type

    conf

  • DOI
    10.1109/FPL.2015.7293941
  • Filename
    7293941