ESD protection of open-drain I2C using fragile devices in embedded systems

Design guidelines are presented to achieve efficient ESD protection on open-drain outputs. We will show that standard characterization techniques may lead to an inaccurate estimate of the device failure current and hence oversizing the output transistor. A design framework for I²C output stage based on a new characterization technique is presented to minimize the cost of ESD protection.