Digital signal resampling device for self-organizing networks

This paper presents a device that resamples a digital signal and which is based on a hardware-software complex (HSC) of a secure communication channel for self-organizing networks. In addition, the development of a model of the resampling device in MATLAB Simulink and its description in Verilog will be discussed. Furthermore the results of simulations of the device in Xilinx ISim are shown, as well as the waveform of original and resampled signals after device implementation on a FPGA Xilinx Virtex-4 XC4VFX12.