A tag based vector reduction circuit

Fast and efficient vector reduction circuit is very important to the real time application. In this paper, a new tag based fully pipelined vector reduction circuit is proposed, which can concurrently handle multiple vectors input with arbitrary sequence. Meanwhile, the proposed circuit provides simple and efficient interface and access timing similar to a RAM. So it can be used in a broad range.