Fully parallel FPGA decoder for irregular LDPC codes

One of the most significant current discussions in error correction coding is on the replacement of state-of-the-art codes by new innovative solutions. We propose a scalable parallel FPGA architecture for LDPC decoding. Regular and irregular codes are supported by the presented architecture. The architecture can be easily utilized in hardware applications. The performance of synthetized decoders is presented.