Managing large-scale FPGA design for generic embedded control system

The paper deals with aspects of managing large-scale FPGA designs. The author describes a designed memory-mapped hierarchical structure (based on Altera Qsys tool) for real generic modular control system and other features are discussed as well. The paper offers an inspiration for similar project where is necessary to separate the system and the user level of a design.