A review of on-chip timing error detection/correction methods for logic pipeline

We review the technical trend for on-chip timing error detection/correction schemes to reduce the excessive timing margin in digital circuit design. Starting with the RAZOR [1] scheme which is one of the most popular on-chip timing error detection/correction schemes, we summarize the related technical challenges and the state-of-the-art solutions to overcome them.