Title :
TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm
Author :
Grzegorz Mrugalski;Janusz Rajski;Jedrzej Solecki;Jerzy Tyszer;Chen Wang
Author_Institution :
Mentor Graphics Corp., Wilsonville, OR, USA
Abstract :
This paper presents a novel scan-based DFT paradigm. Compared to conventional scan, the presented approach either significantly reduces test application time while preserving high fault coverage, or allows applying much larger number of vectors within the same time interval. An equally important factor is the power dissipated during test - with the new scheme it remains similar to that of the mission mode. Several techniques are introduced that allow easy integration of the proposed scheme with the state-of-the-art test generation and application methods. In particular, the new scheme uses redesigned scan cells to dynamically configure scan chains into different modes of operation for use with the underlying test-per-clock principle. Experimental results obtained for large and complex industrial ASIC designs illustrate feasibility of the proposed test schemes and are reported herein.
Keywords :
"Flip-flops","Circuit faults","Clocks","Registers","Automatic test pattern generation","Built-in self-test","Color"
Conference_Titel :
Test Symposium (ATS), 2015 IEEE 24th Asian
Electronic_ISBN :
2377-5386
DOI :
10.1109/ATS.2015.11