Title :
Hardware acceleration of a face detection system on FPGA
Author :
S. Vidya Dharan;Mohamed Khalil-Hani;Nasir Shaikh-Husin
Author_Institution :
VeCAD Research Laboratory, Faculty of Electrical Engineering, Universiti Teknologi Malaysia, 81310 UTM Skudai, Johor Bahru, Malaysia
Abstract :
Face detection is a computer technology that has been used in various applications such as biometric authentication, surveillance, computer interaction and social media. It is the process of detecting faces in an image or video stream and is an important step that precedes face recognition. Many researchers in recent years are implementing real time and accurate face detection system on FPGA due to computing resource and design flexibility. This paper presents an implementation of a face detection system accelerated on FPGA for high throughput. The proposed system utilizes stream-oriented hardware architecture to perform image pre-processing, skin segmentation, filtering as well as connected component labeling processes. Window-based image processing such as median and morphological filtering were accelerated using line buffering technique to achieve maximum throughput. The detection system was implemented on an Altera Cyclone IV FPGA and was benchmarked against a software implementation using NIOS II soft-core processor. The hardware design achieved a speed-up of 250 times compared to software implementation when processing a RGB video frame of 800×600 pixel size.
Keywords :
"Image color analysis","Skin","Face detection","Hardware","Field programmable gate arrays","Streaming media","Face"
Conference_Titel :
Research and Development (SCOReD), 2015 IEEE Student Conference on
DOI :
10.1109/SCORED.2015.7449341