Design of area efficient DDS IP core generator

This paper introduces an IP core generator software use to generate ROM compressed DDS circuit block for wireless communication system based on linear interpolation DDS architecture. The generated DDS core circuit can effectively reduced waveform ROM size with various output data and frequency turning word bit width configuration. The synthesis result of generated cores on low cost FPGA platform can also support high-speed working clock frequency.