DocumentCode :
3778548
Title :
LDPC codes for low-complexity analog decoders
Author :
Hao Zheng; Xuhui Ding;Zhiyuan Wang; Yimin Li; Haikun Luo
Author_Institution :
School of Information and Electronics, Beijing Institute of Technology, 100081, China
fYear :
2015
Firstpage :
167
Lastpage :
171
Abstract :
Compared with their digital counterparts, LDPC analog decoders own higher power efficiency which is suitable for low-power-consumptions applications. However, the high designing complexity of analog decoders with long block length has impeded their real-world applications. This paper presents a method to construct LDPC codes that can lower the designing complexity significantly by using identical models to form the whole decoder, as well as rules that codes should satisfy. Simulation results show that the proposed LDPC codes could lower the designing complexity with little performance lose and have better error-correcting performance than codes in CCSDS standard.
Keywords :
"Decoding","Parity check codes","Complexity theory","High definition video","Optimization","Logic gates","Wires"
Publisher :
ieee
Conference_Titel :
Communications and Networking in China (ChinaCom), 2015 10th International Conference on
Type :
conf
DOI :
10.1109/CHINACOM.2015.7497931
Filename :
7497931
Link To Document :
بازگشت