Sub micron P-MOSFETs under static and swap stress

It has been shown that current degradation of p-channel transistors is dependent on drain structure and it is lowest for maximum gate drain overlap. P-channel transistors show severe degradation when source and drain are reversed during stress (Swap stress). This poses an increased reliability risk for p-channel pass transistors and transfer gates in P-MOS DRAMS.