Abstract :
A method is proposed for reducing digital noise in mixed analogue-digital CMOS circuits. The method is based on a distributed clock driver and reverse clocking technique. It is best suited to circuits where speed can be traded for noise reduction. Reduction factors depend on the circuit design and speed limitations; values in the range 10-50 can be achieved in most cases.
