DocumentCode
405800
Title
An iterative delay model for interconnects with coupling effects
Author
Xiaojun Guo ; Huazhong Yang ; Rong Luo ; Hui Wang
Volume
1
fYear
2003
fDate
21-24 Oct. 2003
Firstpage
311
Abstract
In static timing analysis, the impact of coupling capacitance on delay is usually estimated by scaling the coupling capacitances (often by a factor of 2) and modeling them as grounded. This simple approach has been shown to be overly pessimistic in some cases, while somewhat optimistic in others. The paper proposes an iterative delay model for static timing analysis, which accurately captures the coupling effects through updating Miller factors, and related information of the signals on coupling nodes. Compared with the popular method of switching window computation, our algorithm can perform more efficiently.
Keywords
capacitance; coupled circuits; delay estimation; integrated circuit interconnections; iterative methods; timing; Miller factors; coupling capacitance scaling; coupling effects; coupling nodes; delay estimation; iterative delay model; static timing analysis; switching window computation;
fLanguage
English
Publisher
ieee
Conference_Titel
ASIC, 2003. Proceedings. 5th International Conference on
ISSN
1523-553X
Print_ISBN
0-7803-7889-X
Type
conf
DOI
10.1109/ICASIC.2003.1277550
Filename
1277550
Link To Document