Title :
Low complexity encoding of regular low density parity check codes
Author :
Chae, Su-Chang ; Park, Yun-Ok
Author_Institution :
Mobile Telecomm. Lab., Electron. & Telecommun. Res. Inst., Daejeon, South Korea
Abstract :
We consider in this paper the encoding problem for low-density parity-check (LDPC) code. We investigate an efficient encoding approach for LDPC code. The straightforward the existing encoding scheme for LDPC code usually incurs too high complexity and should be changed to encoding scheme with low complexity. However, little consideration has been given to the LDPC encoder VLSI implementation. We consider low complexity encoding of regular LDPC code, and we propose a pivoting and bit-reverse (PABR) algorithm to rapidly construct parity-check matrix for regular LDPC code. The code have sparse parity-check matrix. They are designed to perform well when iteratively decoded with the sum-product decoding algorithm and to allow low complexity encoding. Performance is superior to that of cyclic regular LDPC code can be achieved. We show approach to implementing LDPC encoder using PABR algorithm. This paper then describes FPGA implementation of regular LDPC encoder on hardware platform for 4th mobile communication system.
Keywords :
4G mobile communication; VLSI; channel coding; computational complexity; field programmable gate arrays; iterative decoding; parity check codes; 4th mobile communication system; FPGA implementation; VLSI implementation; iterative decoding; low complexity encoding; low density parity check codes; parity-check matrix; sum-product decoding algorithm; Algorithm design and analysis; Encoding; Field programmable gate arrays; Hardware; Iterative algorithms; Iterative decoding; Mobile communication; Parity check codes; Sparse matrices; Very large scale integration;
Conference_Titel :
Vehicular Technology Conference, 2003. VTC 2003-Fall. 2003 IEEE 58th
Print_ISBN :
0-7803-7954-3
DOI :
10.1109/VETECF.2003.1285340