DocumentCode
412896
Title
Performance against cost trade-offs for hardware compression in 10 Gigabit networks
Author
Papaefstathiou, I. ; Kornaros, G.
Author_Institution
Ellernedia Technologies, Heraklion, Crete, Greece
Volume
2
fYear
2003
fDate
14-17 Dec. 2003
Firstpage
527
Abstract
As it has already been proved, link layer compression is very effective when used in packet networks. We believe that such compression schemes will also be widely used in the future networks, just as low level high-speed encryption is used today. In this paper we present the performance against complexity tradeoffs of such compressor/decompressor devices with reference to probably the only known. system that can work at multi-gigabit networks. The displayed experiment results show that the compression algorithm this system implements is very effective when used in real networks. It is also claimed that compression devices with throughput ranging from several megabits to tens of Gigabits can be efficiently implemented based on the reference architecture.
Keywords
LAN interconnection; communication complexity; data compression; packet switching; wide area networks; LAN interconnections; LAN-over-WAN networks; Titan II device; compressor-decompressor devices; encryption; hardware compression; link layer compression; packet networks; performance against cost tradeoffs; Costs; Cryptography; Decoding; Hardware; Intelligent networks; LAN interconnection; Local area networks; Payloads; Protocols; Wide area networks;
fLanguage
English
Publisher
ieee
Conference_Titel
Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on
Conference_Location
Sharjah
Print_ISBN
0-7803-8163-7
Type
conf
DOI
10.1109/ICECS.2003.1301838
Filename
1301838
Link To Document