Fast-switching analog PLL with finite-impulse response

This paper proposes a method for speeding up the linear settling response of integer-N PLL´s. Extending the discrete-time model of the PLL, simple design rules are derived which guarantee accurate frequency settling in few reference cycles. Simulations show that the proposed technique can improve the settling time of a conventional PLL by about 10 times. A 2.5-GHz frequency synthesizer with 1-MHz reference is designed according to the proposed technique in an existing 0.35 μm-CMOS technology. A 60-MHz frequency step within 0.1-ppm accuracy is performed in 15 μs. The simulated reference spur is -60 dBc.