A method for increasing the throughput of fixed coefficient digit-serial/parallel multipliers

Fixed coefficient digit-serial/parallel multipliers are presented. The multipliers are based on unfolded bit-serial/parallel multipliers in combination with canonic signed-digit coding of the fixed coefficient. The unfolding yields long critical paths, which cannot be pipelined due to the feed back carry loops, and carry-look-ahead techniques cannot be applied efficiently since the propagating sum path will increase. By using canonic signed-digit code the multiplier gains higher throughput and lower latency since the critical path is reduced without pipelining. Hence, the throughput is increased with between 56 and 150 percent compared with two´s complement coded coefficients, and for the digit-sizes {2,3,4} it has the same throughput as the corresponding digit-serial adder.