Title :
A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic
Author :
Khan, Faraz ; Ghiasi, S. ; Chen-Nee Chuah
Author_Institution :
Dept. of Electr. & Comput. Eng., Univ. of California, Davis, Davis, CA, USA
Abstract :
Streaming network traffic measurement and analysis is critical for detecting and preventing any real-time anomalies in the network. The high speeds and complexity of today´s networks, coupled with ever evolving threats, necessitate closing of the loop between measurements and their analysis in real time. The ensuing system demands high levels of programmability and processing where streaming measurements adapt to the changing network behavior in a goal-oriented manner. In this work, we exploit the features and requirements of the problem and develop an application-specific FPGA-based closed-loop measurement (CLM) system. We make novel use of fine-grained partial dynamic reconfiguration (PDR) as underlying reprogramming paradigm, performing low-latency just-in-time compiled logic changes in FPGA fabric corresponding to the dynamic measurement requirements. Our innovative dynamically reconfigurable socket offers 3× logic savings over conventional static solutions, while offering much reduced reconfiguration latencies over conventional PDR mechanisms. We integrate multiple sockets in a highly parallel CLM framework and demonstrate its effectiveness in identifying heavy flows in streaming network traffic. The results using an FPGA prototype offer 100 percent detection accuracy while sustaining increasing link speeds.
Keywords :
closed loop systems; field programmable gate arrays; hardware-software codesign; logic design; measurement systems; reconfigurable architectures; telecommunication traffic; FPGA fabric; application specific FPGA based closed loop measurement system; closed loop measurements; dynamic measurement requirements; dynamically reconfigurable socket; dynamically reconfigurable system; fine grained partial dynamic reconfiguration; highly parallel CLM framework; link speeds; low latency just in time compiled logic; multiple sockets; network traffic analysis; network traffic measurement; streaming measurements; underlying reprogramming paradigm; Field programmable gate arrays; Hardware; Pattern matching; Programming; Registers; Sockets; Table lookup; Field programmable gate arrays; Hardware; Pattern matching; Programming; Reconfigurable hardware; Registers; Sockets; Table lookup; network monitoring; parallel circuits;
Journal_Title :
Computers, IEEE Transactions on
DOI :
10.1109/TC.2012.228