DocumentCode
432863
Title
Lava and JBits: From HDL to Bitstream in Seconds
Author
Singh, Satnam ; James-Roxby, Phil
Author_Institution
Xilinx Inc.
fYear
2001
fDate
March 29 2001-April 2 2001
Firstpage
91
Lastpage
100
Abstract
The paper reports a design methodology that allows FPGA programming bitstreams to be generated in seconds starting from a very high level circuit description. High speed bitstream generation and manipulation is particularly important for reconfigurable computing systems that can not wait for the typical run times incurred by conventional flows. The preliminary version of this system can generate bitstreams from HDL source 12 times faster than the conventional flow and future work may offer significantly larger speed improvements.
fLanguage
English
Publisher
ieee
Conference_Titel
Field-Programmable Custom Computing Machines, 2001. FCCM '01. The 9th Annual IEEE Symposium on
Conference_Location
Rohnert Park, CA, USA
Print_ISBN
0-7695-2667-5
Type
conf
Filename
1420905
Link To Document