Title :
65nm high performance SRAM technology with 25F2 0.16μm2 S3 (stacked single-crystal Si) SRAM cell, and stacked peripheral SSTFT for ultra high density and high speed applications
Author :
Lim, Hoon ; Jung, Soon-Moon ; Rah, Youngseop ; Ha, Taehong ; Park, Hanbyung ; Chang, Chulsoon ; Cho, Wonsuk ; Park, Jaikyun ; Son, Byoungkeun ; Jeong, Jaehun ; Cho, Hoosung ; Choi, Bonghyun ; Kim, Kinam
Author_Institution :
R & D Center, Samsung Electron., Yongin, South Korea
Abstract :
For the first time, the 65nm high performance transistor technology and the highly compacted double stacked S3 SRAM cell with a size of 25F2, and 0.16μm2 has been combined for providing the high density and high density solutions which can make the breakthrough in the field of the cache memory products and the network memory products. The SSTFT (single-crystal silicon thin film transistor) is used not only for cell transistors but also for peripheral transistors. The selective Co silicidation techniques is developed for low resistance. By utilizing this technology, the high performance 288Mb synchronous SRAM product will be fabricated.
Keywords :
SRAM chips; cache storage; cobalt; elemental semiconductors; silicon; thin film transistors; 288 MByte; 65 nm; Co; SRAM technology; Si; cache memory products; cell transistors; network memory products; peripheral transistors; silicidation techniques; single-crystal silicon thin film transistor; transistor technology; CMOS process; CMOS technology; Costs; Logic arrays; Logic circuits; Manufacturing; Paper technology; Random access memory; Thermal resistance; Thin film transistors;
Conference_Titel :
Solid-State Device Research Conference, 2005. ESSDERC 2005. Proceedings of 35th European
Print_ISBN :
0-7803-9203-5
DOI :
10.1109/ESSDER.2005.1546707