Title :
REDS: Resistance Extraction for Digital Simulation
Author :
Stark, Don ; Horowitz, Mark
Author_Institution :
Center for Integrated Systems, Stanford University, Stanford, CA
Abstract :
This paper describes an extractor designed to produce resistance values for use in digital circuit simulation. REDS avoids resistance extraction on most nets in a design using a simple filter based on the perimeter and area values calculated by the capacitance extractor, allowing it to concentrate on areas where resistance may substantially affect circuit timing. Nets are extracted using a fast square counting algorithm, and simplified before output to remove spurious elements. REDS is designed to work on the Magic layout database.
Keywords :
Circuit optimization; Circuit simulation; Databases; Digital circuits; Digital simulation; Filters; Parasitic capacitance; Permission; Resistors; Timing;
Conference_Titel :
Design Automation, 1987. 24th Conference on
Print_ISBN :
0-8186-0781-5
DOI :
10.1109/DAC.1987.203302
