Title :
A Novel Design Methodology of the On-Chip Power Distribution Network Enhancing the Performance and Suppressing EMI of the SoC
Author :
Tohya, Hirokazu ; Toya, Noritaka
Author_Institution :
ICAST, Inc., Tokyo
Abstract :
The novel design methodology of the on-chip power distribution network (PDN) is presented in this paper. The low-impedance lossy line (LILL) technology is used for the on-chip PDN instead of the on-chip capacitors. The on-chip PDN improves the performance of the SoC and suppresses the electromagnetic interference (EMI) of the SoC. The solitary electromagnetic wave (SEMW) concept is proposed. The SEMW is generated by the on-chip inverter, and its waveform is similar to a half-wave of a sinusoidal. An analysis of the effect of the SEMW concept, SPICE simulation result, and an example of the on-chip LILL structure, and the parallel-plate ceramic (PPC) LILL for on-board PDN are presented.
Keywords :
electromagnetic interference; integrated circuit design; integrated circuit interconnections; interference suppression; system-on-chip; EMI supression; SPICE simulation; SoC; design methodology; electromagnetic interference; low-impedance lossy line technology; on-chip inverter; on-chip power distribution network; parallel-plate ceramic; solitary electromagnetic wave; Analytical models; Capacitors; Ceramics; Design methodology; Electromagnetic interference; Electromagnetic scattering; Inverters; Network-on-a-chip; Power systems; SPICE;
Conference_Titel :
Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on
Conference_Location :
New Orleans, LA
Print_ISBN :
1-4244-0920-9
Electronic_ISBN :
1-4244-0921-7
DOI :
10.1109/ISCAS.2007.378049
