A Novel Design Methodology of the On-Chip Power Distribution Network Enhancing the Performance and Suppressing EMI of the SoC

The novel design methodology of the on-chip power distribution network (PDN) is presented in this paper. The low-impedance lossy line (LILL) technology is used for the on-chip PDN instead of the on-chip capacitors. The on-chip PDN improves the performance of the SoC and suppresses the electromagnetic interference (EMI) of the SoC. The solitary electromagnetic wave (SEMW) concept is proposed. The SEMW is generated by the on-chip inverter, and its waveform is similar to a half-wave of a sinusoidal. An analysis of the effect of the SEMW concept, SPICE simulation result, and an example of the on-chip LILL structure, and the parallel-plate ceramic (PPC) LILL for on-board PDN are presented.