• DocumentCode
    48941
  • Title

    Pruned Bit-Reversal Permutations: Mathematical Characterization, Fast Algorithms and Architectures

  • Author

    Mansour, Mohamed M.

  • Author_Institution
    Dept. of Electr. & Comput. Eng., American Univ. of Beirut, Beirut, Lebanon
  • Volume
    61
  • Issue
    12
  • fYear
    2013
  • fDate
    15-Jun-13
  • Firstpage
    3081
  • Lastpage
    3099
  • Abstract
    A mathematical characterization of serially pruned permutations (SPPs) employed in variable-length permuters and their associated fast pruning algorithms and architectures are proposed. Permuters are used in many signal processing systems for shuffling data and in communication systems as an adjunct to coding for error correction. Typically, only a small set of discrete permuter lengths are supported. Serial pruning is a simple technique to alter the length of a permutation to support a wider range of lengths, but results in a serial processing bottleneck. In this paper, parallelizing SPPs is formulated in terms of recursively computing sums involving integer floor functions using integer operations, in a fashion analogous to evaluating Dedekind sums. A mathematical treatment for bit-reversal permutations (BRPs) is presented, and closed-form expressions for BRP statistics including descents/ascents, major index, excedances/descedances, inversions, and serial correlations are derived. It is shown that BRP sequences have weak correlation properties. Moreover, a new statistic called permutation inliers that characterizes the pruning gap of pruned interleavers is proposed. Using this statistic, a recursive algorithm that computes the minimum inliers count of a pruned BR interleaver (PBRI) in logarithmic time is presented. This algorithm enables parallelizing a serial PBRI algorithm by any desired parallelism factor by computing the pruning gap in lookahead rather than a serial fashion, resulting in significant reduction in interleaving latency and memory overhead. Extensions to 2-D block and stream interleavers, as well as applications to pruned fast Fourier transforms and LTE turbo interleavers, are also presented. Moreover, hardware-efficient architectures for the proposed algorithms are developed. Simulation results of interleavers employed in modern communication standards demonstrate three to four orders of magnitude improvement in interleaving time compared to ex- sting approaches.
  • Keywords
    correlation methods; fast Fourier transforms; signal processing; statistical analysis; Dedekind sums; LTE turbo interleaver; closed-form expression; fast pruning algorithms; major index; mathematical characterization; minimum inlier count; permutation inlier; pruned bit reversal interleaver; pruned bit reversal permutation; pruned fast Fourier transform; recursive algorithm; serial correlation; serial pruning; serially pruned permutations; Arrays; Correlation; Indexes; Polynomials; Signal processing algorithms; Transforms; Bit-reversal; permutation polynomials; permutation statistics; pruned interleavers; turbo interleavers;
  • fLanguage
    English
  • Journal_Title
    Signal Processing, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    1053-587X
  • Type

    jour

  • DOI
    10.1109/TSP.2013.2245656
  • Filename
    6457479