DocumentCode
509996
Title
SHARP control: Controlled shared cache management in chip multiprocessors
Author
Srikantaiah, Shekhar ; Kandemir, Mahmut ; Wang, Qian
Author_Institution
Dept. of CSE, Pennsylvania State Univ., University Park, PA, USA
fYear
2009
fDate
12-16 Dec. 2009
Firstpage
517
Lastpage
528
Abstract
Shared resources in a chip multiprocessors (CMPs) pose unique challenges to the seamless adoption of CMPs in virtualization environments and high performance computing systems. While sharing resources like on-chip last level cache is generally beneficial due to increased resource utilization, lack of control over management of these resources can lead to loss of determinism, faded performance isolation, and an overall lack of the notion of quality of service (QoS) provided to individual applications. This has direct ramifications on adhering to service level agreements in environments involving consolidation of multiple heterogeneous workloads. Although providing QoS in presence of shared resources has been addressed in the literature, it has been commonly observed that reservation of resources for QoS leads to under-utilization of resources. This paper proposes the use of formal control theory for dynamically partitioning the shared last level cache in CMPs by optimizing the last level cache space utilization among multiple concurrently executing applications with well defined service level objectives. The advantage of using formal feedback control lies in the theoretical guarantee we can provide about maximizing the utilization of the cache space in a fair manner. Using feedback control, we demonstrate that our fair speedup improvement scheme regulates cache allocation to applications dynamically such that we achieve a high fair speedup (global performance fairness metric). We also propose an adaptive, feedback control based cache partitioning scheme that achieves service differentiation among various applications with minimal impact on the fair speedup. Extensive simulations using a full system simulator with accurate timing models and a set of diverse multiprogrammed workloads show that our fair speedup improvement scheme achieves 21.9% improvement on the fair speedup metric across various benchmarks and our service differentiation scheme achieves well regulated- service differentiation.
Keywords
adaptive control; cache storage; feedback; microprocessor chips; quality of service; storage management chips; QoS; SHARP control; adaptive control; cache partitioning scheme; chip multiprocessors; controlled shared cache management; formal control theory; formal feedback control; full system simulator; high performance computing systems; level cache space utilization; on-chip last level cache; quality of service; service level agreements; virtualization environments; Adaptive control; Control theory; Feedback control; High performance computing; Performance loss; Programmable control; Quality management; Quality of service; Resource management; Resource virtualization; Design; Experimentation; Management; Performance;
fLanguage
English
Publisher
ieee
Conference_Titel
Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on
Conference_Location
New York, NY
ISSN
1072-4451
Print_ISBN
978-1-60558-798-1
Type
conf
Filename
5375450
Link To Document