DocumentCode
511451
Title
Nano-magnet based ultra-low power logic design using non-majority gates
Author
Augustine, Charles ; Behin-Aein, Behtash ; Roy, Kaushik
Author_Institution
Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA
fYear
2009
fDate
26-30 July 2009
Firstpage
870
Lastpage
873
Abstract
In this paper we explore the intriguing possibility of nano-magnet based logic using non-majority gates. The design approach can offer significant area, delay and energy advantages, compared to a majority-gate based logic design. Our analysis based on NAND-gate based ring-oscillator (RO) shows an improvement of 29% in frequency and 33% in area compared to MQCA based design. Moreover, using the performance metric of millions of operations per second per micro-watt power (P) per micron square area (A) - MOPS/P/A, our RO design with narrow gap cladding HCLOCK enhancement, shows an improvement of 13X compared to an RO in 15 nm CMOS technology.
Keywords
logic design; logic gates; magnetoelectronics; nanomagnetics; oscillators; CMOS technology; MQCA based design; NAND gate; nanomagnet; nonmajority gates; ring oscillator; ultra low power logic design; Automatic frequency control; CMOS logic circuits; CMOS technology; Couplings; Integrated circuit interconnections; Logic design; Logic gates; Magnetic anisotropy; Magnets; Perpendicular magnetic anisotropy;
fLanguage
English
Publisher
ieee
Conference_Titel
Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on
Conference_Location
Genoa
ISSN
1944-9399
Print_ISBN
978-1-4244-4832-6
Electronic_ISBN
1944-9399
Type
conf
Filename
5394642
Link To Document