Combined strategies for exploiting time domain and iteration latency in the circuit simulator TITAN

In order to speed up transient analysis a combination of local timestep control for computing circuit blocks and a bypass strategy for evaluating the nonlinear device equations during Newton iteration is considered. Examples are given which demonstrate that by combining the two concepts a total saving of computational expense is obtained which significantly exceeds that for each concept used separately.