Abstract :
A symmetric FIR filter, intended for oversampling as part of a video decoder, has been designed, and implemented in a 3.15 NMOS technology according to two opposite methodologies : an optimized handpacked design, vs a "module compiler" approach. The latter, which is a general FIR filter generator, is described, the circuit realizations are presented with a comparison and evaluation of these two alternatives.
