DocumentCode
516733
Title
A Very Compact 1.0-μm CMOS SC Multirate 2-D Image Filter
Author
Ping, Wang ; Franca, José E.
Author_Institution
INSTITUTO SUPERIOR TÃ\x89CNICO, Centre for Microsystems, Integrated Circuits and Systems Group, Av. Rovisco Pais, 1, 1096 Lisboa Codex - Portugal
fYear
1996
fDate
17-19 Sept. 1996
Firstpage
80
Lastpage
83
Abstract
This paper describes the design and integrated circuit implementation of a very compact switched-capacitor two-dimensional filter for image processing applications. A prototype chip realized in a 1.0-μm double-poly CMOS process consumes only half of the silicon area and power consumption that would have been required using previously reported solutions. Experimental results are shown to be in good agreement with theoretical results.
Keywords
CMOS integrated circuits; CMOS process; Clocks; Delay; Filtering; Filters; Image processing; Image sampling; Prototypes; Two dimensional displays;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference, 1996. ESSCIRC '96. Proceedings of the 22nd European
Conference_Location
Neuchatel, Switzerland
Print_ISBN
2-86332-197-8
Type
conf
Filename
5468596
Link To Document