Miniaturization techniques applied to Standard CMOS technology integrated antennas

This paper presents a comparative analysis of the performance offered by classical miniaturization techniques when they are applied to Standard CMOS technology integrated antennas. Top loaded and meandered dipoles are analyzed. It will be shown as the trade off between miniaturization and efficiency levels becomes much more significant due to the high losses of the low resistivity silicon used in Standard CMOS technologies.