Sequential circuits reliability analysis using conditional probabilities

Reliability analysis using error probabilities for combinational logic circuits such as PTM has been investigated widely. Reliability analysis for sequential logic circuits using these methods would be inaccurate because of existence of loops in their architecture. In this paper a new method based on conversion of sequential circuit to combinational one and applying an iterative reliability analysis is developed. Experimental results demonstrate good accuracies of the method.