Title :
Latchup I/O to I/O adjacency issues in peripheral I/O design for digital and analog applications
Author_Institution :
Dr. Steven H. Voldman LLC, South Burlington, VT, USA
fDate :
Oct. 29 2012-Nov. 1 2012
Abstract :
CMOS latchup is a concern of standard cells in digital and analog design for peripheral I/O implementations. In this paper, I/O to I/O latchup analysis will be discussed. Test structures, and experimental results of I/O to I/O design issues will be shown. Interesting experimental effects have been observed and will be discussed for the first time.
Keywords :
CMOS integrated circuits; integrated circuit design; CMOS latchup; I/O to I/O latchup analysis; latchup adjacency; peripheral I/O design; test structures; BiCMOS integrated circuits; CMOS integrated circuits; CMOS technology; Capacitors; MOSFETs; Standards; Substrates;
Conference_Titel :
Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on
Conference_Location :
Xi´an
Print_ISBN :
978-1-4673-2474-8
DOI :
10.1109/ICSICT.2012.6467755
