DocumentCode
601057
Title
Code compression using Multi-Level Dictionary
Author
Dias, W.R.A. ; Moreno, E.D.
Author_Institution
Inst. of Comput. - IComp, Fed. Univ. of Amazonas - UFAM, Manaus, Brazil
fYear
2013
fDate
Feb. 27 2013-March 1 2013
Firstpage
1
Lastpage
4
Abstract
This paper presents a new code compression method in which we merge the Huffman algorithm with the formation of patterns of blocks and three dictionaries. We seek two consecutive blocks in two levels, one of them into compressed code and the other related to uncompressed code. We have used simulation with SimpleScalar and programs from MiBench. Our proposal has achieved a compression rate of 32.6% and 31.9%, respectively, for ARM and MIPS processor.
Keywords
codes; data compression; ARM processor; Huffman algorithm; MIPS processor; MiBench; SimpleScalar; code compression method; consecutive blocks; multilevel dictionary; uncompressed code; Algorithm design and analysis; Analytical models; Benchmark testing; Dictionaries; Embedded systems; Memory management;
fLanguage
English
Publisher
ieee
Conference_Titel
Circuits and Systems (LASCAS), 2013 IEEE Fourth Latin American Symposium on
Conference_Location
Cusco
Print_ISBN
978-1-4673-4897-3
Type
conf
DOI
10.1109/LASCAS.2013.6519043
Filename
6519043
Link To Document