FPGA implementation and verification of LDPC encoder with weight (3, 6) approximate lower triangular matrix

Compared with general linear block code encoding, LDPC encoding with lower triangular check matrix and approximate lower triangular check matrix carry out encoding directly by parity check matrix H. This study used the weight (3, 6) approximate lower triangular regular parity check matrix to implement the LDPC encoding on the 5641R FPGA of the Software Define Radio system developed by National Instruments (NI) [1]. This study provided a detailed introduction to the encoding mechanism of the approximate lower triangular LDPC, and completed the implementation and hardware verification of FPGA SDR system.