Characterization and simulation of NMOS pass transistor reliability for FPGA routing circuits

In this work, the impact of bias temperature instability is evaluated for routing pass gate circuits. A simple test structure is proposed and measured data is compared to aging models to demonstrate the importance of modeling circuit level aging effects. Aging models which are shown to be accurate at the transistor level are inadequate at the circuit level unless frequency dependent aging effects are taken into account.