DocumentCode :
605867
Title :
Loop parallelization and pipelining implementation of AES algorithm using OpenMP and FPGA
Author :
Banu, J.S. ; Vanitha, M. ; Vaideeswaran, J. ; Subha, S.
Author_Institution :
Sch. of Comput. Sci. & Eng., VIT Univ., Vellore, India
fYear :
2013
fDate :
25-26 March 2013
Firstpage :
481
Lastpage :
485
Abstract :
AES (Advanced Encryption Standard) is an effective encryption algorithm in applications like Internet to provide cyber security and also in smart cards. Multi-core and Field-Programmable Gate Arrays (FPGAs) are the promising solution for the performance up gradation. The main focus of this paper is to increase the throughput of the AES algorithm through hardware and software techniques. Various approaches for efficient hardware implementation of the AES algorithm is based on architectural optimization techniques like pipelining, loop unrolling and iterative design. Here we have adopted pipelining technique to increase the speed of the algorithm by processing multiple rounds simultaneously. Software parallelization techniques with OpenMP standard is used to increase the speedup of the algorithm compared to its sequential version. A pipelined architecture AES-128 core is implemented using Xilinx xc5vlx110t-1 device can achieve a throughput of 31.25Gbps which is more effective than previous ASIC implementations. By implementing the AES algorithm using OpenMP we achieve speed up of 1.08 in the dual core processor.
Keywords :
Internet; application specific integrated circuits; cryptography; field programmable gate arrays; microprocessor chips; optimisation; parallel programming; pipeline processing; smart cards; AES algorithm; ASIC implementations; FPGA; Internet; OpenMP standard; Xilinx xc5vlx110t-1 device; advanced encryption standard; architectural optimization techniques; dual core processor; field-programmable gate arrays; loop parallelization; pipelined architecture AES-128 core; smart cards; software parallelization techniques; Algorithm design and analysis; Encryption; Field programmable gate arrays; Hardware; Software; Software algorithms; Throughput; AES; FPGA; OpenMP(API); parallelization; piplelined;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Emerging Trends in Computing, Communication and Nanotechnology (ICE-CCN), 2013 International Conference on
Conference_Location :
Tirunelveli
Print_ISBN :
978-1-4673-5037-2
Type :
conf
DOI :
10.1109/ICE-CCN.2013.6528547
Filename :
6528547
Link To Document :
بازگشت