Title :
Extending pre-silicon delay models for post-silicon tasks: Validation, diagnosis, delay testing, and speed binning
Author :
Das, Pritam ; Gupta, Suneet K.
Author_Institution :
Dept. of Electr. Eng.-Syst., Univ. of Southern California, Los Angeles, CA, USA
fDate :
April 29 2013-May 2 2013
Abstract :
All post-silicon tasks - validation, diagnosis, delay testing, and speed-binning - must be carried out by applying vectors to actual chips, and capturing and analyzing responses. Yet, vectors used must be generated and analyzed using pre-silicon models of the circuit. Three comprehensive industrial studies demonstrate that existing approaches for generating such vectors are inadequate, and one major weakness is that existing delay models either do not capture process variations or do not capture advanced delay phenomenon that significantly affect delays. Hence, existing models underestimate the worst case delay leading to selection of non-critical paths and generation of vectors that do not invoke worst case delays. In this paper, we propose a simple notion of bounding approximation and show how it can extend any existing delay model to also capture process variations and to eliminate any underestimation. The main question we investigate is how best to use this approach to select paths and generate or evaluate vectors for post silicon tasks. In particular, we study whether it is better to use this approach to bound simple pin-to-pin delay models or more advanced delay models. At the level of timing analysis, bounded versions of pin-to-pin delay models have lower run-time complexity but looser bounds. However, we conduct path selection for delay testing and vector generation for delay validation and show that bounded versions of more advanced delay models are significantly more efficient in terms of validation cost and runtime complexity.
Keywords :
approximation theory; delay circuits; elemental semiconductors; integrated circuit testing; silicon; timing circuits; Si; bounding approximation; delay testing; pin-to-pin delay model; post-silicon delay model; pre-silicon delay model; runtime complexity; speed binning; timing analysis; validation cost; vector generation; Analytical models; Approximation methods; Delays; Integrated circuit modeling; Logic gates; Vectors; bounding approximations; delay models; post-silicon; pre-silicon; process variations;
Conference_Titel :
VLSI Test Symposium (VTS), 2013 IEEE 31st
Conference_Location :
Berkeley, CA
Print_ISBN :
978-1-4673-5542-1
DOI :
10.1109/VTS.2013.6548901