DocumentCode
619498
Title
Runtime dependency analysis for loop pipelining in High-Level Synthesis
Author
Alle, Mythri ; Morvan, Antoine ; Derrien, Steven
fYear
2013
fDate
May 29 2013-June 7 2013
Firstpage
1
Lastpage
10
Abstract
Research on High-Level Synthesis has mainly focused on applications with statically determinable characteristics and current tools often perform poorly in presence of data-dependent memory accesses. The reason is that they rely on conservative static scheduling strategies, which lead to inefficient implementations. In this work, we propose to address this issue by leveraging well-known techniques used in superscalar processors to perform runtime memory disambiguation. Our approach, implemented as a source-to-source transformation at the C level, demonstrates significant performance improvements for a moderate increase in area while retaining portability among HLS tools.
Keywords
high level synthesis; pipeline arithmetic; statistical analysis; C level; data-dependent memory accesses; high-level synthesis; loop pipelining; runtime dependency analysis; source-to-source transformation; statically determinable characteristics; superscalar processors; Arrays; Hardware; Kernel; Pipeline processing; Runtime; Schedules; Shift registers;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE
Conference_Location
Austin, TX
ISSN
0738-100X
Type
conf
Filename
6560644
Link To Document