DocumentCode :
62602
Title :
Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach
Author :
Petrovsky, Nick ; Stankevich, Andrew ; Petrovsky, Alexander
Author_Institution :
BSUIR, Minsk, Belarus
Volume :
50
Issue :
24
fYear :
2014
fDate :
11 20 2014
Firstpage :
1809
Lastpage :
1811
Abstract :
In most algorithms that use quaternion numbers, the key operation is a quaternion multiplication, of which the efficiency and accuracy obviously determine the same properties of the whole computational scheme of a filter or transform. A digit (L-bit)-serial quaternion multiplier based on the distributed arithmetic (DA) using the splitting of the multiplication matrix is presented. The circuit provides the facility to compute several products of quaternion components concurrently as well as to reduce the memory capacity by half in comparison with the known DA-based multiplier, and it is well suited for field programmable gate array (FPGA)-based fixed-point implementations of the algorithms. Apart from a theoretical development, the experimental design results which are obtained using a Xilinx Virtex 6 FPGA are reported.
Keywords :
distributed arithmetic; field programmable gate arrays; matrix algebra; read-only storage; DA-based multiplier; ROM; Xilinx Virtex 6 FPGA; distributed arithmetic; field programmable gate array; multiplication matrix; quaternion multiplication; quaternion multiplier; split matrix;
fLanguage :
English
Journal_Title :
Electronics Letters
Publisher :
iet
ISSN :
0013-5194
Type :
jour
DOI :
10.1049/el.2014.1775
Filename :
6969224
Link To Document :
بازگشت