Selective hardening against multiple faults employing a net-based reliability analysis

This paper proposes a methodology for selective hardening combinational cells in digital circuits. Such analysis is performed by taking into account multiple faults induced by single event effects (charge sharing). Hardening costs and proximity biasing are also taken into account when choosing the cells selectively. The methodology is applied to a set of benchmark circuits and the results show a cost-effective improved reliability.