ASIC package to board BGA discontinuity characterization in >10Gbps SerDes links

High performance ASIC packages are typically mounted on the PCB using BGA solder ball technology; ASIC package to board BGA transition creates impedance discontinuity in the multi-gigabit signaling channel. It is important to understand and model this discontinuity accurately to improve end to end channel design in system level. Usually when the channel is simulated, instead of modeling the package with the PCB together in one model, also known as one piece model, separate models are built for package and PCB and the individual models are then cascaded using the circuit simulator. If the models are not setup correctly in the field solvers, i.e. port definition, it may not capture the transition behavior correctly and hence makes the cascaded channel model results differ from one piece model and/or real channel measurement. This paper discusses the detailed modeling of the BGA solder ball transition to enable the model concatenation method suitable to be used for system level channel prediction. The package only model, board only model and one piece model were simulated upto 20GHz using either lump port or wave port setup in ANSYS HFSS field solver. The cascaded model with wave port connection and one piece model are found well matched. The lump-port connection can introduce extra parasitic inductance at the BGA connection point and hence is not recommended. Hardware (package and PCB test samples) have been built to characterize this transition behavior for model to hardware correlation. The FSA (Feature Selected Validation) method is used to quantify the correlation results, both insertion loss and return loss are compared to gain confidence on the simulation results and high-speed channel prediction.