Loop nests parallelization for digital system synthesis

A modified method of affine transformations of nested loops is offered. The point of modification is in processing of group of loop operators without data dependencies. The method offered allows to formalize the parallelization process and increase quality of parallelization. As a result efficiency of synthesis of digital circuits increased.