DocumentCode :
648721
Title :
Analog-to-digital converters power dissipation limits of CBSC-based pipelined
Author :
Zamani, Mahdi ; Eder, Clemens ; Demosthenous, Andreas
Author_Institution :
Dept. of Electron. & Electr. Eng., Univ. Coll. London (UCL), London, UK
fYear :
2013
fDate :
7-9 Oct. 2013
Firstpage :
352
Lastpage :
357
Abstract :
The comparator-based switched-capacitor (CBSC) technique has been used in low power analog to digital converters (ADCs). The objective of this paper is to derive the theoretical power bound for CBSC-based pipelined ADCs with digital error correction (1.5 bit/stage). To achieve this, the constituent building blocks whose performance is limited by noise, are examined to derive the power bound. The optimum values of design parameters influencing the power bound are also investigated including the optimal output ramp rates needed to achieve a given linearity constraint, comparator bias current and delay time. The accuracy of the derived equations is verified through behavioral simulation in MATLAB.
Keywords :
analogue-digital conversion; capacitors; comparators (circuits); low-power electronics; ADC; CBSC; comparator bias current; comparator-based switched-capacitor; delay time; digital error correction; linearity constraint; low power analog-to-digital converter; optimal output ramp rate; pipelined analog-to-digital converter; power bound; power dissipation limit;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Very Large Scale Integration (VLSI-SoC), 2013 IFIP/IEEE 21st International Conference on
Conference_Location :
Istanbul
Type :
conf
DOI :
10.1109/VLSI-SoC.2013.6673308
Filename :
6673308
Link To Document :
بازگشت