Characterization and optimization of a TSV CMP reveal process using a novel wafer inspection technique for detecting sub-monolayer surface contamination

Through Silicon Vias (TSV) is a key technology for advanced 3DIC packaging, enabling improved device performance, integration of multiple functions in a single package and form factor reduction. TSV reveal CMP is one of the key processes in this integration scheme [1].